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ABSTRACT 
Single Inductor Dual Output 
Buck Converter.   
(May 2009) 
Haritha Eachempatti, B.E., Anna University 
Chair of Advisory Committee: Dr. Jose Silva-Martinez 
 
  The portable electronics market is rapidly migrating towards more compact devices with 
multiple functionalities. Form factor, performance, cost and efficiency of these devices constitute 
the factors of merit of devices like cell phones, MP3 players and PDA‟s. With advancement in 
technology and more intelligent processors being used, there is a need for multiple high integrity 
voltage supplies for empowering the systems in portable electronic devices. 
           Switched mode power supplies (SMPS‟s) are used to regulate the battery voltage. In an 
SMPS, maximum area is taken by the passive components such as the inductor and the capacitor. 
This work demonstrates a single inductor used in a buck converter with  two output voltages 
from an input battery with voltage of value 3V. The main focus areas are low cross regulation 
between the outputs and supply of completely independent load current levels while maintaining 
desired values (1.2V,1.5V) within well controlled ripple levels.   
 Dynamic hysteresis control is used for the single inductor dual output buck converter in 
this work. Results of schematic and post layout simulations performed in CADENCE prove the 
merits of this control method, such as nil cross regulation and excellent transient response. 
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CHAPTER I 
INTRODUCTION 
  
 Voltage regulators (VR‟s) are required in electronic devices such as cellular phones, 
DSPs, laptops, etc. because the analog and digital signal processors require regulated DC 
voltage. A VR is placed at the output of a battery to serve the following purposes: 1) To adjust 
the voltage provided by the battery to the desired value for supply to the load. 2) To obtain clean, 
regulated voltage that is independent of the current drawn by the load and battery supply 
variations. These objectives can be achieved through regulation of the output of the battery. A 
VR consists of active and passive components that are interconnected in a manner such as to 
achieve the conversion of voltage levels. There are two types of VR‟s: 1) Linear voltage 
regulators (LVR‟s) 2) Switched mode power supplies (SMPS‟s). The regulator types have 
different advantages and disadvantages over one another.   
 LVR‟s have lower efficiency due to the presence of resistive elements that provide the 
regulating voltage drops and the class-A output driver. Also, only step down conversion is 
attained using an LVR.  
SMPS‟s have higher efficiency but greater switching noises. Also called a DC/DC 
converter, the DC input voltage is converted to a DC output voltage of greater or lesser 
magnitude, possibly with opposite polarity or with the isolation of input and ground references. 
The generic SMPS topology is shown in Fig. 1. The switched mode power supply (SMPS) 
consists of the switching converter power stage and the controller that has feedback regulation 
and feed forward disturbance inputs.  
 
This thesis follows the style of IEEE Journal of Solid-State Circuits. 
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Fig. 1 Switched mode power supply 
 
The power input side is called the “line side” and any variation at this point is referred to 
as “line side disturbance” whereas the power output is called the “load side” and change in the 
current at the output node is referred to as “load side disturbance”. A robust and well designed 
SMPS has feedback control that cleans load and line side disturbances so that the output voltage 
of the switching converter is well controlled. Precise voltage supply is necessary for signal 
processing circuits. The feedback regulator and the power switches present in the switching 
converter are normally integrated on the same die as the signal processing circuit in a portable 
device.  The passive components are normally off the chip. 
SMPS consists of switches and passive elements such as inductors (L‟s) and capacitors 
(C‟s). The presence of L‟s and C‟s serves a twofold purpose: 1) Filtering the high frequency 
components that are present in the voltages and currents due to switching 2) Providing stored 
energy during the switching periods. The output LC filter provides the function of suppressing 
switching ripple at the output  oV  and overall noise shaping such that high frequency random 
noise present in the loop consisting of the SMPS and controllers is filtered.  
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An example of a type of switching regulator i.e. the buck converter is shown in Fig. 2.  
The battery voltage is regulated by adjusting the switching of pS  and nS  while the inductor L 
and capacitor C filter the high frequency components so that output voltage oV  is maintained at 
the desired value with low ripple. 
 
 
Fig. 2 Topology of the buck converter 
 
Apart from switching noise, another major disadvantage of using the switching regulator 
is the high area and cost associated with the passive filter components. The buck converter is the 
most frequently used switching converter in portable applications where a voltage oV  
lesser  
than the input battery voltage battV  needs to be supplied to the analog and digital signal 
processing circuits where technology scaling is accompanied by reduction in maximum 
permissible supply voltage. Several SMPS‟s are normally used in a device for obtaining different 
voltage levels.  
Vbatt
Vo
IoC
L
Sp
Sn
Vsw
)(tiL )(tic
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An example of the power supply on a portable device such as a cellular phone is shown 
in Fig. 3. The 60 Hz, 230V RMS AC line input is rectified to DC and is used to charge a battery. 
The Li ion battery has a nominal output voltage of 4.5V and is bound to discharge to a value as 
low as 2.5V. Different systems in a portable device need different supply voltage levels. The 
display needs a higher voltage of around 5V; hence a boost converter is employed to step up the 
battery voltage. The buck converter has maximum use as most analog and digital circuits require 
voltage levels lower than the battery. The buck-boost converter is required to supply a fixed 
voltage of 3.3V to the disk drive.   
  
 
Fig. 3 Power supply on portable devices 
 
Hence multiple voltage rails are required on a power management IC. The focus of this 
work is to demonstrate using a single inductor for two separate outputs in a buck SMPS. The 
idea can be extended for „n‟ independent outputs. The purpose of this is lesser system volume, 
lower board real estate and component cost and greater chip area savings than in the case of two 
separate switching regulators. 
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A.  SIDO Buck Converter Topology 
In this section the primary objectives that are met with by choosing the SIMO buck 
converter topology are discussed. The topology of the SIDO buck converter is shown in Fig. 4 
where two independent outputs 1V  and 2V are obtained from a single inductor L that is shared. 
Time multiplexing of L is done for the supply of energy to the outputs. 1C  and 2C  are output 
capacitors that provide current to the loads 1I  and 2I  respectively when the inductor is 
connected to the other output. The topology shown in Fig. 4 can be used for potentially larger 
number of outputs.  
 
 
Fig. 4 SIDO buck converter topology 
 
The costliest and most area consuming component on the board of a SMPS design is the 
inductor. For the buck converter shown in Fig. 2 the value of the inductance required for design 
parameters such as current ripple, input battery voltage, switching frequency and desired output 
voltage can be expressed as [1]: 
Vbatt
L
Sp
Sn
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                                                                                                                         (1)                                                                                                                                  
where sf is the switching frequency of pS and nS and Li  is the desired inductor ripple current. 
The DC value of the inductor current is oI  and the current ripple Li  is chosen to be around 5-
10% of it. Lower the inductor ripple current higher the design value of inductance required. The 
expression (1) is obtained assuming that the buck converter operates in continuous conduction 
mode (CCM) i.e. the current flowing through the inductor is positive throughout a switching 
cycle. CCM is the preferred mode of operation because larger ripple current flows through the 
inductor during discontinuous mode (DCM) of operation leading to greater current stress of the 
switches and higher conduction losses [1]. Let us consider that two output voltage rails of 1.2V 
and 1.5V are required. If two individual buck converters operate at 1 MHz each, the values of the 
inductances required are 2.5 µH and 2.4 µH for inductor ripple current of around 300mA. The 
converters enter DCM at 150mA load. 
In order to design the inductor for the minimum possible ripple current for the SIMO 
buck converter with „n‟ outputs the value of the inductance is chosen as: 
L=max(
L
batt
i
V
V
TV

 )1( 111
,
L
batt
i
V
V
TV

 )1( 222
…
L
batt
n
nn
i
V
V
TV

 )1(
)                                                   (2)                                                             
where Li  is the minimum current ripple and 1T , 2T … nT  are the time windows for which L is 
connected to the outputs 1V , 2V … nV  respectively. It is evident that instead of using „n‟ 
inductors of different values, a single inductor of the maximum value ensures minimum ripple 
current excursion with significant area saving. 
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The sizing of the inductor is done using expression (2) if the equivalent series resistance 
(ESR) of the inductor is not considered. The DC current flowing through the inductor is the sum 
of the load currents of the SIMO converter 1I + 2I +… nI . Commercial power inductors have 
ESRs <1 ohm and switch resistances are in the same order. To avoid the increase in conduction 
losses, the ESR of the inductor has to be decreased; this can be done by increasing the cross 
sectional area of the inductor coil. For the same core material the inductance increases in 
proportion with the area. Hence the value of inductor increases linearly with total loading i.e. 
with the number of outputs. This implies that a 2.5µH inductor is required for a 1 MHz converter 
with 300mA load, then 5µH is required for a 500kHz converter with a SIDO buck converter with 
300mA load at each output. The rise in cross sectional area of the inductor coil leads to very 
small increase in the overall volume of the inductor IC. However if the inductor ESR << switch 
resistance the inductor is sized according to expression (2).  
At higher frequencies (3-8MHz) and lower power levels inductors are co-packaged i.e. 
placed side-by-side to the buck converter die. The style of the inductor used varies with the 
vendor, some using a copper spiral sandwiched between ferrite cores and others using multilayer 
ceramic type of inductors. At still higher frequencies (100‟s of MHz-GHz range), MEMS 
inductors are grown on the silicon of the buck converter die. These integrated inductor 
technologies lead to higher efficiency and greater power integrity but are costly. Using a single 
integrated inductor for obtaining multiple output voltage rails hence leads to significant cost 
savings. Hence the application of the SIMO buck converter topology becomes very relevant 
when integrated inductors are used in commercial products with the advantages of higher 
efficiency, better power integrity, along with higher area and cost savings. 
The footprint of the PMIC that has multiple output voltage rails reduces when a SIMO 
buck converter topology is used. Fig. 5 shows the IC pinout for a PMIC that employs n 
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independent buck converters for n outputs. It is seen that the IC requires 2n pins for the 
connection of n inductors between the switching nodes and the feedback points at the outputs. 
Including the battery input and ground pin, the total number of pins required is 2n+2.  The 
number of power devices required is 2n. 
 
 
Fig. 5 Individual buck converters for multiple voltages  
 
In the case of a SIMO buck converter depicted in Fig. 6, n pins are required for n outputs 
apart from which only 2 pins are required for connecting the inductor. Hence the total number of 
pins is n+4 if the battery input and ground pins are accounted for. The number of power switches 
required is n+2. For n>2 there is a decrease in the pin count of the PMIC leading to area and cost 
savings. 
Vdd
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Vdd
Vdd
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2
L
n
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Fig. 6 SIMO buck converter for multiple voltages 
 
The objective of this work is to demonstrate the functioning of the SIMO buck converter 
with two output voltage rails. 
 
B.  Thesis Organization 
The focus of this thesis is to demonstrate the control and functioning of a SIDO buck 
converter that is designed, simulated and laid out using AMI 0.5 µm CMOS process available 
from the MOSIS service. This particular SIDO Buck converter addresses the problem of cross-
regulation, low load efficiency and operation across wide load ranges. Hysteresis control scheme 
is used in this work. 
In the second chapter, the closed loop control principle of the SIDO buck converter is 
explained. Efficiency analysis is performed as well. In the third chapter, the operation of the 
SIDO buck converter is explained with the help of an architectural overview and related flow 
charts and timing diagrams. The implementation of different blocks in the architecture is 
discussed along with their specifications and performance results from CADENCE. In the 
fourth chapter, system level schematic and post-layout simulation results that are obtained in 
Vdd
L
V1
V2
Vn
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CADENCE are also presented. In the sixth chapter the conclusions and scope for future work in 
the thesis are discussed. 
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CHAPTER II 
SIDO BUCK CONVERTER CONTROL 
 
In this chapter the control principle of the SIDO buck converter is explained. The 
converter uses feedback control which solves the issues inherent in the topology used. These 
issues are explained hence formulating the basis for the choice of the type of control.  
 
A.  Proposed Solution 
In this section the top level system architecture and operation proposed in the thesis is 
discussed. Further, the cross-regulation issue associated with the SIDO buck converter topology 
proposed is discussed along with solutions existing in literature. Also, a comparison of efficiency 
between the SIDO buck converter and dual independent buck converters is done. 
Fig. 7 shows the SIDO buck converter embedded in closed loop control.  The feedback 
controls the switching of 1S , 2S , pS  and nS  such that the inductor L is time multiplexed between 
the outputs 1V and 2
V such that they are maintained at the desired levels Ref1 and Ref2 
respectively. Both outputs are lesser in magnitude than the input battV . Switches pS and nS are 
complementary. A single control loop is used for voltages at the outputs of both the branches. 
The control pulses for the switches 1S , 2S , pS  and nS  are given to pre-drivers. In order to 
achieve low rise and fall times, pre-drivers are required for the bulky switches. Normally, non 
overlapping clock pulses are used to drive pS and nS in order to avoid “shoot through” currents 
from supply to ground. pS is referred to as the high side switch and nS  as the synchronous 
switch. pS is implemented using a PMOS or an NMOS driven by a charge pump circuit. nS  is 
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usually an NMOS switch. The passives L, 
1C  and 2C  are off the chip. The feedback controller, 
pre-drivers and switches are integrated on chip using 3 Metal, 1 Poly, 5 V Supply 0.5 µm 
Process.   
 
 
Fig. 7 SIDO buck converter SMPS 
 
The timing diagram in Fig. 8 shows the different phases of operation of the SIDO buck 
converter. It is seen that the switch 1S is ON for a time 1T and switch 2
S is ON for a time 2T . 1T  
and 2T  represent the time windows during which L is connected to outputs 1V  and 2V  
respectively. The total time period is given by 
sT = 1T + 2T                                                                                                                         (3) 
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Fig. 8 Timing diagram of the SIDO buck converter  
 
At time t=0, pS and 1S  are ON. Hence Li  begins to flow through the output 1V  and the 
rate of current rise is 
L
VVbatt 1
. At time t= 1t , pS  is turned OFF and nS  is turned ON. Now the 
current falls with a slope
L
V1
. At time t= 2t , 1S  is turned OFF and 2S is turned ON and pS  is 
turned ON and nS  is turned OFF. The current now rises with a slope of
L
VVbatt 2
. At time t= 3t
S1
S2
Sp
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Ti
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t
t
t
t
t
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pS  is turned OFF and nS  is turned ON and the inductor falls with a slope
L
V2
 until the end of 
the period sT .  
The width of each time window depends on the load demanded at each output and is 
altered interactively by the feedback controller. The time periods 1T ,  2T  and sT  are adjusted by 
the controller such that the average loads at both outputs are delivered over one time period if the 
converter is in steady state. The dynamics of the loop is adjusted by the controller such that 
during steady state the slopes of charge and discharge of the inductor satisfy the expressions: 
1
0
1
)(
I
T
dtti
s
T
l


                                                                                                                   (4)                                                                                                                                    
2
2
)(
I
T
dtti
s
T
T
l
s


                                                                                                                   (5) 
Let us consider the case where sT is kept constant.  A sudden decrease in )2(1I  leads to 
increase in )2(1V . This is sensed by the feedback regulator hence )2(1T  is decreased as corrective 
action. As sT is constant )1(2T  automatically increases. Thus the overall dynamics of the loop 
change until the new steady state condition is reached for the new load conditions. The voltage 
)1(2V  hence increases as the average current flowing through this branch is in excess of the 
demanded load )1(2I . This interactive behavior between the sub converters is known as “cross-
regulation” and is undesirable as very different load demands at the outputs make the loop fall 
out of regulation.  
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The issue of cross-regulation arises from the sharing of boundary conditions of inductor 
current between the output branches. This causes coupling between the sub converters. If the 
inductor were to discharge to a state of zero current at the end of every time window, then 
independent load supply can be achieved at each output without undesirable rise or fall in 
voltage. However, the disadvantage of operating the SIDO buck converter in DCM for all load 
conditions is the rise in peak currents flowing through the inductor, increasing current stress of 
the switches and conduction losses [1]. This solution has been reported in [2-4]. To decrease the 
peak inductor currents the inductor may be reset to a constant value dcI  instead of zero. This 
mode of operation is known as “Pseudo Continuous Conduction Mode” (PCCM) and has been 
reported in [5-6]. A variation of this technique is to reset the inductor to different current values 
that are dependent on the individual loads. Since dcI  varies with the load, this technique is called 
“dynamic PCCM”. The PCCM technique requires an additional reset switch 
RS  across the 
inductor as shown in Fig. 9. The reset switch turns ON when the inductor current reaches the 
value dcI . This leads to power loss across the ON state resistance of the switch. Low resistance 
switch design leads to additional area consumed by the power train. Further, current sensing 
circuits are required. These circuits are sensitive to high frequency noise.  
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Fig. 9 SIDO buck converter SMPS with reset switch 
 
Control methodologies like Adaptive delta modulation [7] and Ordered power 
distributive control [8] use digital algorithms and analog signal processing circuits to control the 
voltages by prioritizing the control based on the amount of load present. The solutions proposed 
have a fixed frequency of operation. This leads to the inability of the SIDO buck converter to get 
regulated for wide load ranges at both outputs.  
In this work, the problem of cross-regulation is overcome by having variable frequency 
operation. Hence the conditions stated in (4) and (5) can be met irrespective of boundary 
condition of inductor current i.e. irrespective of load level at the other output. Also very wide 
load range is possible through variable frequency operation. Often in portable devices some of 
the functionalities are disabled putting the related systems in sleep mode, demanding very low 
load, while other functionalities are fully enabled. The SIDO buck converter must be able to 
supply the output at full load as well as the output at stand-by simultaneously without the 
undesirable rise or drop in voltage levels at either output.  The forthcoming sections of the 
chapter discuss the control principle in detail.  
 
 
Vbatt
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B.  Hysteresis Control Principle 
In this section the variable frequency control method used for the SIDO buck converter is 
described in detail. The objectives of the SIDO buck converter control are: 
i) Obtaining the outputs )(1 tV at refV1  = 1.2V and )(2 tV at refV2 = 1.5V  from a battery voltage 
battV =3V 
ii) Providing widely varying load currents 1I and 2I  independent of one another. Maximum 
load currents are 300 mA at the outputs of the SIDO buck converter 
iii) Maintaining the voltage ripples of )(1 tV  and )(2 tV  within permissible limits  i.e. 10% of 
refV 2,1  
Both outputs of the SIDO buck converter should be controlled so that when the inductor 
is connected to an output )()2(1 tV  the voltage at the other output )1(2C  does not discharge due to 
high load current )1(2I . Dynamic levels that contain information about the first derivatives of the 
output voltages are used for providing indication of the voltages and load currents at the outputs.  
When the inductor L is connected to output )(1 tV  current at the second output is 
provided by the output capacitor yielding: 
dt
tdV
CI
)(2
22                                                                                                                             (6) 
Hence the capacitor 2C steadily discharges while providing the average load current 2I . 
Thus the first derivative of the voltage indicates the amount of load present at the respective 
outputs. In this work, two dynamic levels are defined about the reference level. These dynamic 
levels serve as thresholds with which the outputs are compared so that the voltage ripples are 
limited to within 10% of Ref1 and Ref2 respectively under various load conditions. Let an output 
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)(2,1 tV  have dynamic levels )(2,1 tV up  and )(2,1 tV low  whose DC values updcV 2,1 and lowdcV 2,1  are 5% 
about the reference value Ref1,2. The first derivatives of the voltages ride on the respective DC 
levels in the dynamic threshold limits. They are called dynamic levels because they vary with 
time.  
dt
tdV
KVtV zupDCup
)(
*)(
2,1
2,12,1                                                                                               
dt
tdV
KVtV zlowDCow
)(
*)(
2,1
2,12,1                                                                                               (7)                                                                                               
The value of coefficient zK  determines the effect of the first derivative on the dynamic 
levels. A very large value of zK causes high swing in the upper and lower dynamic levels and 
possibly their overlap whereas a small value desensitizes the threshold levels to load current 
variations increasing the output voltage ripple. Hence an optimum value of zK  is chosen based 
on the desired swing in the dynamic levels for the value of 
dt
dVo
at nominal load i.e. if the peak 
voltage value is attained at the output over a time period T then the value of zK  for  a 
specified voltage ripple of oV and  a desired swing of V  in the dynamic level is given by: 
2,1V
TV
K z


                                                                                                                                (8) 
For ripple voltage 
2,1V  equal to about 10% of Ref1,2 and T about 1 µs corresponding to a 
switching frequency of 1 MHz, the value of 
zK for a swing lesser than 
2
2,1V
is < 0.5 µs. 
When the output )(2,1 tV crosses )(2,1 tV up  in the positive direction, this indicates that  
i) )(2,1 tV is higher than the upper static level upDCV 2,1  
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ii) 
dt
tdV )(2,1
is positive i.e. )(2,1 tV  is continuing to increase  
Hence the decrease of )(2,1 tV  is ensured by turning the switch p
S  OFF and nS ON in Fig. 10. 
When the output )(2,1 tV crosses )(2,1 tV low in the negative direction, this indicates that 
i) )(2,1 tV is lower than the lower static level upDCV 2,1  
ii) 
dt
tdV )(2,1
is negative i.e. )(2,1 tV  is continuing to decrease  
Hence the increase of )(2,1 tV  is ensured by turning the switch p
S  ON and nS OFF. Thus 
)(2,1 tV is limited to the hysteresis band by comparing it with the dynamic levels to control the 
switches pS and nS . By monitoring the output voltage and its first derivative, the transient 
response is improved leading to quicker convergence of the output voltage to the desired value. 
Control of the switches 1S and 2S are also done based on the position of the output 
voltages with respect to the corresponding dynamic levels. Fig. 10 depicts the output voltage at 
steady state and the corresponding dynamic levels. Let us consider that the inductor is 
disconnected from the output 2,1V ; then the capacitor 2,1C  discharges itself at the rate
2,1
2,1
C
I
. 
This causes a step increase in the dynamic level, making it move closer to the output voltage 
profile.  
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Fig. 10 Output and dynamic threshold levels  
 
Hence, from Fig. 10 it is seen that the dynamic levels react to the first derivative of the 
output voltage in order to ensure that the ripple in 2,1V is controlled to stay within the static 
bounds. 
 
C.  Efficiency 
There are two types of losses: switching losses and conduction losses. The switching 
losses occur due to dynamic energy dissipation through parasitic capacitances of bulky power 
switches during turn ON and turn OFF. The switches are not ideal and have ON state resistances, 
leading to voltage drops in the power stage hence conduction losses. The static analysis of a 
buck converter performed in [1] gives insight on the conduction losses in the system. Similar 
analysis is done on the SIDO buck converter topology [Appendix A] in order to compare the 
power efficiency of this topology to the dual buck SMPS options.  
Let us consider two separate buck converters for obtaining two output rails of values 
VV 2.11  and VV 5.12  from a 3V battery. The corresponding values of the duty cycles are 
4.01 D  and 5.01 D . If the load current at each output is mAII 30021   then the total 
V1,2upDC
V1,2lowDC
Ref1,2
V1,2(t)
C1,2 discharge
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current drawn from the battery is 2211 DIDIIbatt  . The switch resistances are pR  and nR  
and are assumed to all be equal to 0.5 Ω. Now the overall efficiency is given by [1]: 
 
battbattin
out
IV
IVIV
P
P )( 2211                                                                                                                 (9) 
(9) can be expressed in terms of the voltage conversion ratios and switch resistances to give [1]: 
)(
)
)1(
1()
)1(
1(
21
2
22
2
1
11
1
DD
R
RDRD
D
R
RDRD
D
npnp






                                               (10) 
In (10) 1R  and 2R
 
are the equivalent load resistances at the respective outputs. Using 
the computed values it can be found the efficiency to be 91%. Hence there is only a 9% loss in 
efficiency due to conduction losses if two independent buck converters are used for obtaining 
dual outputs.  
In the case of the SIDO buck converter with switch resistances pR  the expression for 
the overall efficiency is [Appendix A]: 



pavRIIVIV
IVIV
2211
2211
                                                                                                       (11)                                                                                
For equal loads of mAII 30021   at the outputs and for VV 2.11   ; 
VV 5.12  the 
duty cycles are given by 4.01 D and 5.02 D
 
just as in the case of independent buck 
converters. The efficiency is found to be 81%. 
 
This shows that the efficiency of the SIDO buck converter is slightly less than that of 
two independent buck converters, if only conduction losses are accounted for. Switching and 
conduction losses can be reduced through the use of more sophisticated technology. Switching 
losses occur due to the charge and discharge of the parasitic capacitances pC  is given by 
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sp FVC
2
 where V is the voltage across the terminals of the capacitance. Hence the switching 
losses are directly proportional to the frequency of switching. In this work, the maximum 
frequency is limited to below 1 MHz to minimize switching losses. 
In the hysteretic control method described frequency increases at heavier load and 
decreases at lighter load. Low frequency leads to higher light load efficiency. Higher frequency 
at high loads decreases the ripple current decreasing the conduction losses at low loads which is 
the predominant factor. Hence the control method described in this chapter solves the issues of 
cross-regulation and improves the efficiency obtainable across a large range of load levels. 
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CHAPTER III 
 SYSTEM ARCHITECTURE 
 
In this chapter, the control and operation of the SIDO buck converter is examined at the 
top level. The algorithm governing the control of switches is represented by means of a 
flowchart and timing diagrams. Next, the functional modeling of the blocks used in the feedback 
control is performed. Hence the design, implementation and performance of the functional 
blocks are derived from the modeling. 
 
A.  System Overview 
 In this section the system architecture is presented with a general overview on the 
operations controlling the switches of the SIDO buck converter. Analog and digital blocks 
performing the control operations are discussed as well.   
Fig. 11 shows the topology and control architecture of the SIDO buck converter. Four 
dynamic levels )(2,1 tV low  and )(2,1 tV up  are generated and each pair of upper and lower bounds 
serves the purpose of hysteretic comparison with the corresponding output )(1 tV  or )(2 tV . The 
outputs are compared to dynamic levels to give control signals 2,1Up  for switches pS  and nS .  
For control of 1S  and 2S , the errors are compared to indicate the priority based on the 
larger error magnitude with the help of a flag „M‟. Also, an indication of the load current is 
obtained from the signals 2,1Low . When L is connected )1(2V  larger load levels lead to faster 
discharge of the output capacitor )2(1C  thus driving the signal )2(1Low  high. The output with 
higher voltage error and higher load current is connected to the inductor and the corresponding 
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switch, 2,1S  is closed. Hence the digital control block uses the signal priority flag M and control 
signal 2,1Low to manipulate 2,1S  appropriately.  
Reverse current is detected through switches 1S  and 2S  in order to avoid the flow of 
negative current through the inductor. The digital control block ensures that when the reverse 
current detector is high the switches nS  and 1S  are closed while all the other switches are 
immediately turned OFF. This switching action grounds the inductor terminals avoiding negative 
current flow through it.  
 
 
       Fig. 11 System Overview 
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The system in Fig. 11 can be broadly divided into three parts: 
a. Power stage consisting of the switches 1S , 2S , pS , nS , auxS and the inverter drivers 
b. Analog control blocks that consist of the differentiators and continuous time comparators. 
The differentiators generate the dynamic threshold limits for each output. The comparators 
perform the following functions: 
i) Comparison of error voltages refVtV 11 )(  and refVtV 22 )(   for priority control of the 
switches 1S and 2S . The output of the priority comparator is represented by the flag „M‟. 
ii) Comparison of dynamic threshold levels )(2,1 tV low  and )(2,1 tV up with 2,1V  to control the 
switches pS and nS  using the flags 2,1Low  and 2,1Up . 
iii) Comparison of )(2,1 tV with 1sw
V in order to detect reverse flow of current during lighter loads 
when the SIDO buck converter enters discontinuous conduction mode (DCM). The output of the 
reverse current comparator is represented by the flag „R‟. 
c. Digital control consisting of the latches and combinational logic that resolve the signals from 
the analog comparators and accordingly control the switches.  
In Fig. 12 the digital control of the switches 2,1S is shown. Let us consider that initially 
2S is ON. Priority flag M goes high when the error magnitude of )(1 tV is greater than that of
)(2 tV . However, 2
S  is turned OFF and 1S  is turned ON only if 1Low is high i.e. if  )(1 tV  is 
lower than )(1 tV low , indicating high load current 1I .  Hence if )(1 tV has higher error magnitude 
but is safely higher than the lower static level the inductor remains connected to )(2 tV . 
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Fig. 12 Control of switches 2,1S  
 
The SR latch in Fig. 12 implements this logic for the control of the switches 2,1S  are kept 
the same unless current is demanded by the other output. The outputs of the latch are ANDed 
with the reverse current flag to make sure that the switches 1S  and 2S  are OFF when the reverse 
current flag is high. 
In Fig. 13 the digital control of the switches nS and pS is shown. When the priority 
signal M is high then the control signals considered are 1Low and 1Up corresponding to output
)(1 tV . When the priority signal M is low the control signals considered are 2
Low  and 2Up  
corresponding to the output )(2 tV . When 2,1
Low is high, pS is turned ON and nS is turned OFF. 
When 2,1Up is high pS is turned OFF and nS  is turned ON. Thus the hysteretic control action is 
taken by the latch and gates. The signal pnS is ORed with the reverse current flag to make sure 
that pS is OFF when the reverse current flag is high. 
 The output of the latch pnS is given to buffers that drive the switches ..npS . .pS follows 
complementary logic as it is a PMOS switch. 
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Fig. 13 Control of switches ..npS  
 
The SR latch in Fig. 12 and Fig. 13 is implemented by cross coupled NOR gates. 
 
B.  Asynchronous Control Flow 
In this section the logical flow of operations performed by the digital circuits discussed 
in the previous section is presented with the help of a flowchart. Timing diagrams further 
illustrate the operation of the SIDO buck converter for different load conditions. 
The flowchart in Fig. 14 explains the sequence of operations that the digital controller 
implements. In the flowchart, priority is first decided based on the output voltage error. The 
inductor is connected to the output with higher voltage error when it goes below the 
correspondingly lower dynamic level. Thus the prioritization is sensitive to both load and voltage 
levels at the outputs. 
Once the inductor is connected to a particular output, the voltage is compared to 
corresponding dynamic levels for manipulation of pS and nS . pS  is switched ON when the 
S
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voltage goes below the lower dynamic threshold and nS  is turned ON when the voltage 
overshoots the upper dynamic threshold.  
 
 
Fig. 14 Logical flow of operations in the SIDO buck converter 
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Thus asynchronous control of the SIDO buck converter is established through variable 
frequency control pulses that manipulate the power switches. The comparators and digital logic 
block ensures that the output with higher error and higher load current has priority over the other 
output. Three possible loading conditions along with the sequence of action is represented in Fig. 
15 (a), (b) and (c).   
 
 
Fig. 15A.  Heavy-Heavy load condition 
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In Fig. 15 (a) the dynamic threshold levels of both the outputs are closer together at 
heavy load condition. The effective frequency of the system is thus increased. The average 
current drawn from the inductor is high, hence auxS  remains OFF throughout the operation. 
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Fig. 15B.  Heavy-Light load condition 
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In Fig. 15 (b) the dynamic threshold levels of )(2 tV are closer together because of heavy 
load condition and those of )(1 tV are farther apart due to light load condition. This leads to the 
inductor being connected to )(2 tV for majority of the time period. The effective frequency of the 
system decreases as the overall output power demand drops. The SIDO buck converter may 
enter DCM turning auxS ON when current through inductor goes negative.   
There is a step change in the dynamic levels of )(2 tV due to the discharge of 2
C when 
the inductor switches to )(1 tV . The step increase in 
)(2 tV low  assures that the inductor rapidly gets 
connected back to 2V . The small duration for which the inductor is connected to )(1 tV  is 
sufficient to charge the output voltage because of the low value of load current 1I . 
Hence the system is mostly in rest state, drawing quiescent current for the operation of 
the circuitry, and turning on the power switches occasionally in order to charge the inductor 
when required. In order to heighten power savings, the circuits can be designed such that they 
burn very low power at low load, because the frequency of operation drops. The bandwidth 
required also drops, and lesser quiescent current can be burnt to further optimize the power 
savings. 
In portable systems such as the cellular phone, when in sleep mode very low load is 
present. In this condition, if the frequency of switching reduces to very low values, this does not 
cause interference with the audio signal as the transmitter and receiver will not be used in sleep 
mode.  
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Fig. 15C. Light-Light load condition 
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It is seen in Fig. 15 (c) that the dynamic threshold levels of both outputs are farther apart 
due to light load condition. The effective frequency of the system hence drops and the SIDO 
buck converter operates in DCM turning auxS ON during reverse current flow through the 
inductor. Occasional spikes of current are supplied by the inductor to the output with higher 
priority in order to maintain outputs within permissible levels. The sequence of actions that are 
taken is labeled in Fig. 15 (c). 
In this section it is evident that the hysteresis control principle leads to the outputs of the 
SIDO buck converter to have controlled ripple despite a wide range of load currents. The 
problems of oscillation and instability that are common in PWM controlled SIDO converters are 
also avoided by using the hysteresis control method.  
 
C.  System Implementation 
   In this section the circuit level implementation of various blocks is explained. The 
design concerns from system level performance perspective are discussed. 
 
1. Dynamic Threshold Level Generators 
Dynamic thresholds serve as hysteresis bounds for comparison. Table I gives a summary 
of dynamic threshold levels that are generated. 
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TABLE I 
DYNAMIC THRESHOLD LEVELS 
Significance Nomenclature Mathematical 
Function 
Lower Dynamic Threshold Level of  1V  )(1 tV low  
dt
tdV
KV zlowdc
)(1
1   
Upper Dynamic Threshold Level of  1V  )(1 tV up  
dt
tdV
KV zupdc
)(1
1   
Lower Dynamic Threshold Level of  2V  )(2 tV low  
dt
tdV
KV zlowdc
)(2
2   
Upper Dynamic Threshold Level of  2V  )(2 tV up  
dt
tdV
KV zupdc
)(2
2   
 
 In Table II lowdcV1 =1.14 V updcV1 =1.26 V lowdcV2 =1.425 V updcV2 =1.575 V and are 
chosen to be 5% about the reference value refV1 =1.2V and refV2 =1.5V „ zK ‟ is chosen as 0.05 µs 
for obtaining switching frequency of 1 MHz for each converter. For generating the dynamic 
thresholds an opamp differentiator is used, as shown in Fig. 16. The differentiators are connected 
to the outputs )(2,1 tV  of the SIDO converter. 
 
Fig. 16 Opamp differentiator 
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For the differentiator shown in Fig. 16,  
dt
tdV
CRVV dddcdyn
)(2,1
12                                                                                                        (12) 
The feedback resistor dR  is implemented by a NMOS dM  in triode region in all of the 
four differentiators. The time constant of the differentiator dd CR  is the coefficient zK  of the 
desired dynamic thresholds. The expression for resistance of dM  in triode region is 
)(
1
Tgsox
d
VV
L
W
C
R


                                                                                                          (13)
                                                                    
In AMI 0.5 µm process for NMOS, oxC =128 X 
610  and the threshold voltage when 
body voltage is accounted for is approximately given as VVT 9.0 . For VVg 3  the value of 
L
W
 is 1 in order to obtain dR =10 kΩ. The values of z
K corresponding to dC =4pF and various 
values of dR are listed in Appendix-B. 
dcV  is set at the DC level of the dynamic threshold level. For the output )(1 tV  the 
dynamic thresholds are about 1.14V and 1.26V. A single stage differential pair with PMOS input 
pair is used so that tail current source transistor bM does not enter triode region of operation. 
Fig. 17 shows the circuit for generation of )(,1 tV uplow .   
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Fig. 17 Differentiator for )(,1 tV uplow  
 
For the output )(2 tV  the dynamic thresholds are about 1.425V and 1.575V and a 
differentiator with NMOS input pair is used for generating )(,2 tV uplow , as shown in Fig. 18. 
 
 
Fig. 18 Differentiator for )(,2 tV uplow  
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There are several specifications for the design of the single stage differential pair opamp. 
The requirements of the opamp are explained below. 
i) Systematic Offset 
The sizing of the transistors 2M   are done such that there is no systematic offset, i.e. 
when the DC input is dcV  it is assured that  
dcsgMdd VVV 122                                                                                                                       (14) 
Equation (14) ensures that the quiescent voltage at the source of M2 is equal to dcV12  so that 
inaccuracy due to systematic offset is avoided. 
ii) Output Swing 
The inputs to the differentiators have ripple values of 120 mV or 150 mV depending on 
whether the differentiator is at the output )(1 tV  or )(2 tV  respectively. If GBW effects are 
ignored,
 ddout
CfRfV 2|)(|  .  At f= sf  = 1 MHz the calculated peak values at the outputs are 
shown in Table II. 
TABLE II 
OUTPUT VOLTAGE SWINGS OF DIFFERENTIATORS 
Dynamic Level Generated Output voltage swing outV  (mV) 
@ 1 MHz 
)(1 tV low  23 
)(1 tV up  
30 
)(2 tV up  
57 
 )(2 tV low  43 
 
  38 
 
iii) DC Gain and Accuracy 
 If maximum swing at the output is outV then the maximum error in the DC value at the 
output differentiator is given as
2
|| 1212
out
dcref
V
VV  . This quantity can be expressed as a 
percentage of the output DC value dcV12 to give the minimum accuracy and gain required of the 
opamp. Low accuracy may lead to the crossing of upper and lower dynamic levels thus leading 
to higher ripple at the output voltages. The minimum DC gain is designed to be around 100 for 
1% accuracy. Design details and performance of differentiators is in Appendix-B. 
 
2. Dynamic Level Comparators 
The dynamic levels are compared to corresponding outputs to monitor if the voltage is 
within permissible levels of ripple. As the outputs are constantly monitored, continuous time 
comparators must be used. A two stage single ended differential pair in open loop is used as a 
comparator shown in Fig. 19. 
 
 
Fig. 19 Continuous time comparator 
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Offset and resolution of the comparator [9] are the most important specifications as the 
swings of the differentiators are below 50 mV.  Input referred offset osV of the priority 
comparator is minimized for better accuracy of the output voltages )(12 tV . Random offset can be 
minimized by designing M1 with large overdrive voltage and by using good layout techniques 
that improve matching [10]. Resolution of the comparator of gain A is given as 
A
Vdd
 where ddV is 
the required output swing of the comparator. Hence for resolution of around 3 mV and ddV  of 3V 
the gain of the comparator has to be at least 1000.  
 
3. Priority Comparator 
   The control of the switches to the load is based on the priority of the error of each 
output. The magnitudes refVtV 11 )(   and refVtV 22 )(  are compared. Equivalently 
2
)( 21 refVtV 
and 
2
)( 12 refVtV 
 are compared to give the priority bit M, as shown in Fig. 20. Table III shows 
the values of M for various combinations of error voltages.  
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Fig. 20 Priority comparator 
 
TABLE III 
TRUTH TABLE FOR PRIORITY COMPARATOR 
Error 1 
refVVe 111   
Error 2 
refVVe 222   
Output of priority 
comparator M 
Significance 
refVV 11   refVV 22   1 | 1e |<| 2e | 
0 | 1e |>| 2e | 
refVV 11   refVV 22   0  
refVV 11   refVV 22   1  
refVV 11   refVV 22   1 | 1e |>| 2e | 
0 | 1e |<| 2e | 
 
 
Gain of 1000 gives a resolution of around 5 mV and is sufficient for the accurate functioning of 
priority comparator.  
 
+
-
M
V1ref=1.2
V1(t)
V2(t)
V2ref=1.5
R
R
R
R
(V1(t)+V2ref)/2
(V2(t)+V1ref)/2
  41 
 
4. Reverse Current Comparator 
Reverse flow of current through the inductor is sensed by a negative voltage across the 
switches 2,1S  The drain (D) and source (S) voltages of the switches 2,1S  are compared 
depending on which of the switches is ON. The D-S voltages of the switches are )()( 11 tVtVsw 
and )()( 21 tVtVsw  . The reverse current comparator is shown in Fig. 21. 
 
 
Fig. 21 Detection of reverse current flow 
The rise time of the comparator is a critical design parameter because the current 
through the inductor rapidly goes negative causing negative voltage drop across the D-S 
terminals of the switches 2,1S .  The negative voltage is detected by the comparator to raise the 
reverse current flag. Ideally the output of the reverse current comparator goes high when the 
voltage across 2,1S  crosses zero. Due to the propagation delay rt  of the comparator )(tiL  
reaches a negative value revI  in the negative direction before the reverse current comparator is 
V1(t)
M M’
V2(t)
+
-
Vsw1
Inductor Current
= -Irev when Reverse
current flag=1
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triggered. For higher light load efficiency revI  drawn in the negative direction needs to be as 
small as possible, hence a low value of  rt  is to be attained.  
Fig. 22 illustrates the flow of negative current )(tiL  from the output )(2,1 tV to ground 
through L, 2,1S and nS before the reverse current flag is raised. The capacitor 
2,1
C  is assumed to 
be large enough for the ripple of )(2,1 tV  to be negligible hence maintaining the outputs at the DC 
levels 2,1V  
at light load.  
 
 
Fig. 22 Negative current from output 2,1V  
 
If 2,1sR is the resistance of switch 2,1S and snR is resistance of switch nS  it can be 
obtained that: 
))((
)(
2,1ssnL
L
o RRti
dt
tdi
LV                                                                                             (15) 
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Solving the differential equation (15) for )(tiL , 
)1(
)(
)(
2,1
L
Rt
ssn
o
L e
RR
V
ti



                                                                                                    (16) 
The current revI is reached at the time rt . These boundary conditions are applied to (16) to obtain 
rt for a desired | revI |. 
)
)(||
1
1
ln(
)(
2,1
2,12,1
V
RRIRR
L
t
ssnrevssn
r 


                                                                             (17) 
The values of rt for outputs )(2,1 tV are shown in Table IV for L=1 µH, 2,1s
R = snR =0.5 Ω, | revI
|= 40mA. The minimum value is chosen as the specification rt =27 ns.  
 
TABLE IV 
MINIMUM RISE TIMES OF COMPARATOR for revI =40 mA 
Output 
rt  (ns) 
1V =1.2 V 34 
2V =1.5 V 27 
                                                                                                               
 
The output of the comparator needs to toggle from zero to ddV during rt , hence the minimum 
value of positive slew rate is obtained as  
sV
t
V
SR
r
dd /111                                                                                                    (18) 
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Fig. 23 shows the flow of current during the period when auxS is turned ON. The current dies 
from - revI  to zero exponentially with a time constant of 
sauxsn RR
L

.  
The design details and performance of the comparators are given in Appendix-C.  
 
Fig. 23 Current flow through auxS and nS  
 
5. Switches 
The topology of the SIDO buck converter with switch implementations is shown in Fig. 
24. pS is implemented by a PMOS transistor. 1S , 2S , nS  and auxS  are implemented by NMOS 
transistors.  
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Fig. 24 SIDO buck topology  
The values of the switch resistances of determine the overall voltage drops in the power 
train, hence the resistive losses of the system 
lossR =
)(**
1
thgsox VV
L
W
C 
                                                                                                   (19) 
lossR =0.5-1Ω is desired value for the switch resistances. For a PMOS
61050  XCox
and for a NMOS 
610128  XCox  in the AMI 0.5 µm technology.  In the presence of body 
effect thV of the NMOS is around 0.9V. For the desired value of lossR  the aspect ratios of the 
power switches are 000,30





pL
W
, 000,10





nL
W
, 000,20
1






L
W
& 000,20
1






L
W
. 
For switches pS , nS and auxS there is no body effect present as their sources are tied to 
the bulks, hence thV are approximately 0.9V and 0.7V for the PMOS and the NMOS 
respectively. The swing at the gates is equal to ddV (=3 V). The value of ddV =10,000 and dd
V
=30,000 for attaining dd
V
<1  For switches 1
S and 2S the presence of body effect increases the 
Vbatt
L
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Vsw
)(tiL
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C1 R1
R2C2
Saux
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values of thV ‟s. Hence the gate swings are made higher than ddV (=4 V) to attain lower switch 
resistance values. A charge pump is not designed in this work for obtaining a gate swing of 4 V; 
instead an external supply is used. 
Another important consideration that comes with large size switches is the parasitic 
junction capacitances. The tradeoff in switch design arises from the need to have bulkier 
switches for lower resistance and higher current stress, but this leads to large capacitances at the 
junctions.  Solutions have been proposed where dynamic switching is used i.e. the size of the 
switch varies with the load. Lower load values require lesser number of unit transistors in 
parallel. At higher loads, larger number of transistors is put in parallel. The switch size is 
manipulated through digital control and registers [11]. Design parameters and switch parasitic 
are presented in Appendix D. 
 
 
 
 
 
 
 
 
 
 
 
 
 
  47 
 
CHAPTER IV 
SIMULATION RESULTS 
 
In this chapter the schematic transistor level and post layout simulations of the SIDO 
Buck Converter are performed in order to verify the operation Thus the performance of the 
system is assessed through parameters such as voltage ripple, current ripple, frequency vs. load 
variation, overall power efficiency, cross-regulation and disturbance rejection. 
 
A.  Schematic Simulations 
 
In this section the transient start-up and steady state convergence of the SIDO buck 
converter are demonstrated via the Spectre simulation engine in CADENCE. Simulations are run 
at different load combinations at the outputs, thus highlighting the capabilities of the controller 
to regulate a wide range of loads. 
 
1. Heavy-Heavy Load Combination 
Maximum load i.e. 300 mA is present at each output hence the total loading on the 
inductor is 600 mA. The objective is to demonstrate the supply of heavy load current whilst 
maintaining the outputs within well controlled ripple bounds set by static levels. Dynamic 
thresholds that are superimposed on the static levels serve the purpose of controlling the output 
voltage ripple irrespective of the load condition. If static bounds were used, the amount of ripple 
voltage present at the output would depend on the load current value, which implies that the 
ripple voltage is not well controlled. 
The output voltage )(1 tV  and corresponding dynamic levels are seen in Fig. 25(a), 
where the ripple voltage is within static bounds 1.26V and 1.14V. Any overshoots or 
undershoots over the static bounds is due to the response time of the loop control. In Fig. 25(b) 
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the control of )(1 tV using static levels is depicted. The ripple is large and undesirable overshoot 
is exhibited in the output waveform.  
 
 
Fig. 25A. Control of )(1 tV using dynamic thresholds 
 
 
Fig. 25B. Control of )(1 tV using static thresholds 
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Similarly the low ripple waveform )(1 tV when controlled by dynamic levels is depicted 
in Fig. 26(a). In Fig. 26(b) )(1 tV has higher ripple due to static hysteresis control. 
 
Fig. 26A. Control of )(2 tV using dynamic thresholds 
 
 
Fig. 26B. Control of )(2 tV using static thresholds 
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The ripple voltages at the outputs are independent of the load value in the when dynamic 
thresholds are used, since the hysteresis width is controlled adaptively in proportion to the load 
current. When static levels are used the ripple is not well controlled and is bound to vary with the 
amount of load.  In Fig. 27 it is seen that )(2 tV  and )(2 tV  have well controlled ripples, with the 
inductor time multiplexed between the outputs.  
 
 
Fig. 27 Outputs and dynamic thresholds for 1I = 2I =300 mA 
  
 
The switching frequencies of both 1S  and 2S  increase to almost equal to 250 kHz each. 
pS
 
and nS
 
switch at a frequency of 500 kHz. The pulses given to switches are shown in Fig. 
28.  
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Fig. 28 Control pulses given to switches pS , nS , 1S and 2S  
 
 
The efficiency of the SIDO buck converter at rated load is 50%. The reason for the low 
efficiency is the high values of switch resistances (~ 3Ω total resistance). 
 
2. Heavy-Light Load Combination 
Simulation results are shown where the current drawn at output )(1 tV  is high i.e. 300 
mA and the current drawn at output )(2 tV is low i.e. 10 mA. The inductor is hence connected to 
very different load points; the objective is to maintain the outputs without an unnecessary rise in 
the voltage at light load or drop in voltage at high load.  
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When either of the voltages cross the lower dynamic level, the inductor immediately gets 
connected to the corresponding output. Hence the dynamic thresholds serve to reduce the large 
dips in the heavy load output while the inductor is connected to the light load output.  
In Fig. 29 the inductor is connected to the light load output )(2 tV . Hence the voltage 
)(1 tV  drops from 1.17V to 1.12V at which point the inductor hence switches back to )(1 tV . 
Irrespective of the load condition the output voltages are thus maintained within their static 
levels. 
 
 
Fig. 29 Dynamic threshold control 
 
In Fig. 30 static comparison levels are used. When the inductor is connects to )(2 tV  the 
value of )(1 tV is 1.117V and goes on discharging to 1.107V before L connects to )(1 tV  once 
more. Thus the output discharges to much below the static limit.  
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Fig. 30 Static threshold control 
 
In the absence of dynamic levels the problem of voltage dips is fixed by either 
increasing the value of the output capacitance (high form factor) or having narrower static 
hysteresis bounds which lead to a certain ripple voltage for a certain maximum load value. 
On the other hand dynamic bounds have adaptive width variation based on load current, 
hence the output voltage is controlled to stay above static bounds relatively independent of 
capacitor value and load current. This is achieved because of the presence of the first derivative 
term whose swing varies in proportion with the amount of load present. Hence “adaptive 
control” of the ripple voltage is achieved through the introduction of the dynamic term in 
hysteresis comparison levels.  
In Fig. 31 )(1 tV approaches )(1 tV low , the inductor is disconnected from )(2 tV before it 
overshoots )(2 tV up . Hence the heavy load is duly served. When )(2 tV hits )(2 tV low  the inductor is 
  54 
 
disconnected from the heavier load. This shows that the voltage at the light load output does not 
drop due to heavy load in the other branch. This indicates very good cross regulatory behavior in 
the system.  The start-up time of the system is 10 µs. 
 
 
Fig. 31 Outputs and dynamic thresholds for 1I =300 mA 2I = 10 mA 
 
In Fig. 32, the switching frequency of 1S is 250 kHz and much greater than that of 2S
(10 kHz). The switches pS
 
and nS
 
operate at 250 kHz. In the figure, it is seen that when LI just 
goes negative the auxiliary switch is activated so that no current is extracted from the output, 
leading to no power loss.  The overall efficiency has been found to be 55%.  
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Fig. 32 Control pulses to switches and inductor current 
 
3. Light-Light Load Combination 
In the combination the current drawn at both outputs is very low i.e. around 10 mA. The 
concern at low loads is the low efficiency due to switching losses and negative current drawn 
from the output capacitors. 
The presence of the shunt switch auxS  serves the purpose of ringing suppression and 
prevents the extraction of negative current from the output capacitor. In Fig. 33 the ringing is 
exhibited in the output voltages )(1 tV  and )(2 tV  when the switch auxS  is ON.  
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Fig. 33 Light load outputs without auxS  
 
Negative current )(tiL  is drawn from the output capacitor through the inductor, forming 
a series tank circuit as shown in Fig. 34.At light load the low damping of the circuit leads to the 
oscillatory voltage response at the output oV . The overall power efficiency is 20%. 
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Fig. 34 Negative current flow without auxS  
 
In obtaining the output voltages depicted in Fig. 35 auxS is activated during the negative 
excursions of inductor current. Ringing is suppressed and the power efficiency of the system 
increases to around 55%. Hence there is a 30% increase in efficiency with the employment of the 
low resistance shunt switch auxS . The system start-up time is 10 µs. 
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Fig. 35 Light load outputs with auxS  
 
Fig. 36 shows the inductor is connected to the output that hits its lower limit, and during 
the rest of the period the converter is in “hold” state. The inductor current reaches zero, hence 
the turn ON loss of the switches is zero. Also, since the threshold levels at both outputs are far 
apart at light load, the switching frequency drops, preventing high switching losses that normally 
occur at low load. Switching frequency of 1S & 2S =20 kHz, pS & nS =40 kHz. The power 
efficiency is 56% 
 
  59 
 
 
Fig. 36 Outputs and dynamic thresholds for 1I = 2I = 10 mA 
 
 
Hence from simulations it can be concluded that the SIDO buck converter can be made 
to have independently varying outputs. Frequency of operation is “adaptive” leading to faster 
switching during high loads and slower switching during low loads, leading to improved 
efficiency. Also, the problem of negative inductor current during discontinuous conduction mode 
is solved, with no ringing transients, due to the presence of the auxiliary switch. Also, the 
efficiency of the system is almost constant over the individual load ranges. This leads to an 
almost flat efficiency-load curve as depicted in Fig. 37 that is desirable in many applications in 
order to optimize the performance of the power supple over a wide range of loads. 
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Fig. 37 Efficiency vs.  load curve  
 
Fig. 38 shows the response of the output voltages )(1 tV  and )(2 tV  to a step variation of 
the load current 1I . 1I  is increased from 10% to 100% of rated current over 1 µs. It is seen that 
there is no dip in )(1 tV  or )(2 tV , verifying that this method of control leads to very low cross 
regulation and excellent load side disturbance rejection.  
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Fig. 38 Load step response 
 
Fig. 39 shows the response of output voltages to 500 mV drop in battery voltage over 1 
µs time period. The voltages at the outputs do not experience any dips because of the drop in 
battery voltage. This proves that the control is robust to battery voltage variations. 
 
 
Fig. 39 Input voltage step response 
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B.  Post-layout Transient Simulations 
In this section the system level post layout simulation results are presented. In Fig. 40 
the layout of the integrated switches, analog blocks (comparators and differentiators), digital 
circuits and drivers is shown. The area of the layout integrating the controller and power 
switches is 7.225 
2mm . The expected values of the switch resistances of pS  and nS is 1-2 Ω 
and for 1S  and 2S the values are 0.5-1 Ω. The pads for the outputs and external connections of 
the inductor are placed close to the switches to minimize impedance associated with long paths. 
Several pads are used for power and ground due to high currents that flow in these paths. 
 
Sp Sn
S1 S2
Saux
Comparators
Caps
Drivers
Logic
Differentiators
Vdd gnd
Vsw
Vsw1
V1
V2
 
Fig. 40 Overall chip layout  
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Transient post layout simulations are performed with various load combinations. 
 
1. Heavy-Heavy Load Combination 
The maximum rated current of 300 mA are present in both branches. It is seen in Fig. 41 
that convergence of individual outputs to their respective reference values (1.5V and 1.2V) is 
achieved. The start-up time is 40 µs without overshoot or ringing. Superior transient response is 
necessary in portable systems where RF type loads have stringent requirements on the accuracy 
and limits of power supplies. Also the low start-up time is desirable for better system 
performance in portable electronics. In steady state the ripple is within the 10% specified limit.  
 
 
Fig. 41 Outputs at heavy load 
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In Fig. 40 it is evident that during start-up the frequency of switching is very high, 
leading to rapid transfer of energy to the load. When the voltages get sufficiently charged, the 
frequency reduces. Hence the variable switching frequency aids in the quick transient response 
and start-up of the system. The overall switching frequency is around 500 kHz.  
 
2. Light-Light Load Combination 
A load of 10 mA is drawn from each output. As seen in Fig. 42 the outputs converge at 
their respective references (1.5V and 1.2V), and stay within the permissible limits of 10%. 
 
 
Fig. 42 Outputs at light load 
 
 
It is seen in Fig. 43 that when inductor current LI  goes negative auxS  goes high 
activating the auxiliary switch. During the time delay, the current reaches a peak negative value 
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of 85 mA, and the time for which negative current lasts is for 600 ns due to the time constant of 
inductor discharge. The total time period is 40 µs.  Hence the average negative current extracted 
from the load due to comparator and circuit delay << average current supplied to the load, 
leading to negligible loss in efficiency. Besides switching frequency at light load decreases to 
about 25 kHz leading to reduced dynamic losses. 
 
Fig. 43 Reverse current flow and auxiliary switch control 
 
 
The following conclusions may be drawn from the schematic and post-layout transient 
simulations performed: 
i)  The outputs )(1 tV and )(2 tV then they can be controlled in a manner that is robust to line and 
load variations. 
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ii) The problem of cross-regulation is overcome by this control methodology as the frequency is 
variable and the time period adjusts in such a way that load demanded at both outputs are 
supplied over a time period  
iii) The voltage ripples of the individual outputs are well controlled relatively independent of the 
output capacitor and load current values. 
iv) The overall efficiency of the system is improved across wide range of loads. In a buck 
converter, switching losses dominate the system in low load condition, while conduction losses 
dominate during heavy load condition. In the proposed scheme, the frequency of switching is 
dependent on the load condition. At heavier load, the inductor current ripple is controlled from 
peaking by increasing the frequency of operation. Hence at higher load, conduction losses are 
reduced.  At lighter load the frequency of operation is reduced such that the system reaches a 
standby condition, the only losses of the system being the negligible conduction and switching 
losses of the power stage and quiescent power consumed by the circuits.  
The primary disadvantage of the control method used is that the switching frequency is 
not fixed. In portable systems, it is desirable to limit the switching frequency to a band that is 
outside of the audio range (up to 20 kHz), for better audio quality in cellular phones. In this 
work, the frequency is not controlled hence there is a possibility of switching disturbance 
occurring in the audio range of frequencies. 
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CHAPTER V 
CONCLUSION  
 
The design, schematic and post-layout simulations results of the sliding mode control of 
a SIDO buck converter have been presented. Two outputs of 1.2V and 1.5 V each are obtained 
with low cross regulation, good accuracy and 10% ripples limits. A maximum current of totally 
600 mA can be supplied by the SIDO buck converter.  
 Non linear hysteresis control techniques such as sliding mode control applied to the 
SIDO buck converter leads to superior transient performance and disturbance rejection. Using 
the dynamic hysteresis control method the flat efficiency-load curve that is an advantage for 
optimum system performance is achieved. The power efficiency values can be improved using 
more sophisticated technology and through employment of methods such as dynamic switching 
where the width and gate swing of power switches vary adaptively with the load demanded from 
the power supply. 
The disadvantage of this method is the variation of frequency with load, and as a 
solution to this adaptive dynamic levels maybe used i.e. the switching frequency can be 
controlled to stay within a band of frequencies by tuning the width of the hysteresis loop using 
an auxiliary feedback loop. Experimental results are expected to demonstrate similar results.  
The SIDO buck converter is expected to meet 10% ripple requirements with output 
capacitors of value 4.7 µF and an inductor of value of 1 µH. Commercially used surface mount 
type of passive components can be used for low board real-estate and better performance.  
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APPENDIX A 
Fig. A-1 shows the SIDO buck converter and the related timing diagram. 
 
Fig. A-1 Timing diagram of the SIDO Buck Converter 
1D  is the duty cycle of the sub converter 1 and 2D  is the duty cycle of sub converter 2.  
21 IIIL                                                                                                                                 (20) 
The average current carried by the inductor is equal to the sum of the average currents 
demanded at the output branches.  
Also, it is obtained that: 
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The time periods for which the inductor is connected to the outputs are proportional to the 
average load present from the outputs. The total time period is sT . 
The switch resistances are 1sR , 2sR , spR  and snR . The average currents flowing through 
these resistances can be computed over a single time period sT  for finding average conduction 
losses. The different phases of switching over a single time period are depicted in Fig. A-2 (a), 
(b),(c),(d).   
 
Fig. A- 2A.  Charge Phase 11TD  
In Fig. A-2(a) 1S and pS  are ON hence L supplies current to 1C  and 1R . 2ci  supplies 
the load 2I  and 2C  is steadily discharging.   
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Fig. A-2B.  Discharge phase of 11)1( TD  
In Fig. A-2(b) 1S and nS  are ON hence L supplies current to 1C  and 1R . 2ci  supplies the 
load 2I  and 2C  is steadily discharging.  
 
Fig. A-2C. Charge phase 22TD  
In Fig. A-2(c) 2S and pS  are ON hence L supplies current to 2C  and 2R . 1ci  supplies 
the load at 1I  and 1C  is steadily discharging. 
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Fig. A-2D. Discharge phase 22)1( TD  
In Fig. A-2(d) 2S and nS  are ON hence L supplies current to 2C  and 2R . 1ci  supplies 
the load 1I  and 1C  is steadily discharging. This phase lasts for a time period onT2 .  
Average currents over a time period are given by: 
Drawn from battery 
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From (22) the total average losses across the switch resistances can be found as 
 pavRI 2 where avI is the average current flowing through the switch resistance pR . The 
efficiency can be expressed as:                                                                                         
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APPENDIX B 
The schematics of the opamps used in the differentiators are shown in Fig. B-1 and Fig. B-2. 
 
Fig. B-1 Differentiator for )(,2 tV uplow  
 
Fig. B-2 Differentiator for )(,1 tV uplow  
The values of the transistor sizes and bias currents used in the differentiators are shown in Table 
B-1.  
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TABLE B-1 
DESIGN VALUES OF DIFFERENTIATORS 
 )(1 tV up  )(1 tV low  )(2 tV up  )(2 tV low  
biasI  (µA) 80  40 20 80  
M1 4.05u/1.2u 20u/1.2u 16.2u/1.2u 16.2u/1.2u 
M2 40.5u/1.2u 4.05u/1.2u 4.05u/1.2u 8.1u/1.2u 
Md 1.5u/1.2u 16.2u/1.2u 3u/1.2u 1.5u/1.2u 
 
The theoretical (designed) values of dR  and corresponding values of zK  for each of the 
dynamic threshold levels for dC = 4 pF are shown in Table B-2. There are slight variations in the 
resistance values between the four differentiators because the gate source voltage gsV of the 
triode MOS is different for each of the cases.   
 
TABLE B-2 
TIME CONSTANTS OF DIFFERENTIATORS 
Dynamic Level Generated 
dR
(kΩ) 
zK  (µs) 
)(1 tV low  8 0.03  
)(1 tV up  10 0.04  
)(2 tV low  12  0.046  
)(2 tV up  15 0.06  
 
 
Table B-3 shows the variations of the Gains & GBW‟s of the differentiators across 
corners and in typical process parameter values. The simulations were run at temperature 80 deg. 
C. The DC value at the input  dcV  is used to indicate which differentiator is being referred to. 
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 TABLE B-3 
PERFORMANCE OF DIFFERENTIATORS ACROSS PROCESS CORNERS 
Corne
r 
GBW (in MHz) Gain  
dR  (in kΩ) 
dcV
(V) 
1.1
4 
1.2
6 
1.42
5 
1.57
5 
1.1
4 
1.2
6 
1.42
5 
1.57
5 
1.1
4 
1.2
6 
1.42
5 
1.57
5 
TT 314 538 1003 572 70 65 82 108 29 41 100 21 
FS 311 454 924 443 70 67 77 103 28 37 82 14 
SF 327 564 938 528 71 66 86 110 32 47 155 45 
SS 320 496 787 567 71 66 82 109 32 46 147 25 
FF 334 516 1064 428 69 64.
8 
82 107 27 36 75 21 
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APPENDIX C 
A high gain open loop amplifier is used as a comparator. The comparator circuit is 
shown in Fig. C-1. 
 
Fig. C-1 Transistor level continuous time comparator 
Bias current of the comparator is designed accordingly for the desired slew rate. The 
design values of the comparator are shown in Table C-1. 
TABLE C-1 
DESIGN VALUES OF COMPARATORS 
Transistor Size 
M1 300u/1.2u 
M2 36u/1.2u 
M3 72u/1.2u 
Mb 40u/1.2u 
biasI  75 µA 
 
 
In Table C-2 the positive and negative slew rate and gain values are shown at different 
corners at 80 deg C. 
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TABLE C-2 
PERFORMANCE OF COMPARATORS ACROSS PROCESS CORNERS 
Corner 
Positive Slew Rate 
(in V/µs) 
Negative Slew Rate 
(in V/µs) 
Gain 
(in dB) 
TT 105 105 77 
FS 106 104 76 
SF 102 118 77 
SS 103 110 76 
FF 107 103 77 
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APPENDIX D 
The sizes and ON state resistances of the power switches of the SIDO buck converter are 
shown in Table D-1. 
TABLE D-1 
DESIGN VALUES OF POWER SWITCHES 
Switch Size 
dsR  
(Ω) 
pS  15m/0.6u 0.38 
nS  5m/0.6u 0.41 
1S  10m/0.6u 0.45 
2S  10m/0.6u 0.675 
auxS  200u/0.5u 10 
 
Table D-2 gives the values of the sizes and variations of on state resistance dsR  and parasitic 
gate source capacitance gsC  with process at 80C. 
TABLE D-2 
PARASITICS OF POWER SWITCHES ACROSS PROCESS CORNERS 
Switch dsR  (in ohm) gsC  (in pF) Size 
 TT FF FS SF SS TT FF FS SF SS  
pS  1.2 1.16 1.15 1.15 1.15 15.3 15.8 15.21 15.7 15.18 15m/0.6u 
nS  1.15 1.13 1.17 1.17 1.17 4.92 4.92 4.91 4.91 4.91 5m/0.6u 
1S  
67 
m 
76 
m 
68m 68m 68m 9.69 9.79 9.84 9.85 9.85 10m/0.6u 
2S  78m 65m 81m 81m 81m 9.86 9.82 8.76 9.81 9.81 10m/0.6u 
auxS  54 53 55 56 55 0.12 0.12 0.12 0.14 0.12 200u/0.5u 
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